



High Performance Systems *Details*

Elisabeth Brunet
CSC5001 - Septembre 2023





Objectives

- Presents the challenges, constraints and requirements of HPC
- Design an efficient parallel application on an target architecture from its sequential version using the classic tools of parallelism
 - Multi-core, Cluster, heterogeneous CPU+GPU architectures
 - Tools : OpenMP, MPI, CUDA
- Analyze the performance of a parallel application to propose Improvements after having presented the approach and the results

The logo consists of four blue square icons: a stylized building, a network of nodes, a group of people, and a vertical bar.

Teaching team

- **Coordinator**
 - Elisabeth Brunet
- **Teachers**
 - Elisabeth Brunet
 - Gaël Thomas
 - François Trahay

Mails : firstname.name@telecom-sudparis.eu

+ Lecturers : Qarnot, CEA, DDN



Schedule

- **Courses**
 - Introduction
 - Parallel algorithmic
 - Advanced architectures
- **Courses with labs targeting parallel technologies**
 - OpenMP
 - MPI
 - CUDA
 - Performance analysis
- **Conferences**
 - Qarnot Computing : Heating a house with computation
 - CEA : HPC at CEA
 - DDN : Data Direct Networks Storage



Project

- **One subject to be chosen among two**
- **Application parallelization with a scientific approach**
 - Understand the algorithm and its critical sections
 - Choosing the parallelization paradigm and the right tools
 - Understand the performance of the parallel implementation
- **Programs and presentation in pairs**
 - Start of the project: 09/18/2023
 - Deadline for choosing a subject: 09/22/23
 - Deadline for submitting the produced source code: 11/03/23
 - Project defense: 11/06/2023