## Architecture

François Trahay

## Introduction

- Why this lecture?
- To understand what is happening in the "hardware" part of the execution stack
- To write programs that are efficient on modern machines


## Moore's Law

- 1965-2005
- Moore's Law (1965): the number of transistors in microprocessors doubles every two years
- The fineness of the processor engraving decreases
- The clock frequency increases
$\Longrightarrow$ Increased processor performance
- Since 2005
- The fineness of engraving continues to decrease (but less quickly)
- The clock frequency no longer increases due to heat dissipation
- Heat dissipation depends on the frequency, and the number of transistors
- Multiple computing units per processor


## Evolution of processors performance

50 Years of Microprocessor Trend Data
 New plot and data collected for 2010-2021 by K. Rupp

## Sequential processor

- An instruction requires N steps
- Fetch: load instruction from memory
- Decode: identify the instruction
- Execute: execution of the instruction
- Writeback: storage of the result
- Each step is processed by a processor circuit
- Most circuits are not used at every stage $\rightarrow$ One instruction is executed every N cycles



## Instruction pipeline



Execution of instructions on a processor with pipeline

## Micro architecture of a pipeline

- Each stage of the pipeline is implemented by a set of logic gates
- Execute step: one subcircuit per type of operation (functional unit)



## Superscalar processors

- Use of different functional units simultaneously
$\Longrightarrow$ several instructions executed simultaneously!
- Require to load and decode several instructions simultaneously


Micro-architecture of a superscalar processor

## Superscalar processors throughput



## Dependence between instructions

Limitations of the superscalar:

- There should be no dependency between statements executed simultaneously.
- Example of non-parallelizable instructions

$$
\begin{aligned}
& \mathrm{a}=\mathrm{b} * \mathrm{c} ; \\
& \mathrm{d}=\mathrm{a}+1 ;
\end{aligned}
$$

- Degree of parallelism of the instructions: Instruction Level Parallelism (ILP)
- Instructions executed in parallel must use different functional units


## Branching

- How to fill the pipeline when the instructions contain conditional jumps?

$$
\begin{aligned}
\text { cmp } a, 7 & ; a>7 ? \\
\text { ble L1 } & \text { mov c, b } \\
\text { br L2 } & ; b=c \\
\text { L1: mov d, b } & ; b=d
\end{aligned}
$$

L2:

- In case of a bad choice: the pipeline must be "emptied"

$$
\Longrightarrow \text { waste of time }
$$

Fetch


## Branch prediction

- The processor implements a prediction algorithm
- General idea:
- For each conditional jump, store the previous results

```
0x12 loop:
0x50 inc eax
0x54 cmpl eax, 10000
0x5A jl loop
0x5C end_loop
```

| addr | branch history |
| :--- | :--- |
| $0 \times 23$ | 0011 |
| $0 \times 42$ | 1000 |
| $0 \times 5 \mathrm{~A}$ | 1111 |
| $0 \times 7 \mathrm{E}$ | 0000 |

## Vector instructions

- Many applications run in Data Parallelism mode
- Single Instruction, Multiple Data (SIMD): the same operation applied to a set of data

```
for(i=0; i<size; i++) {
    C[i] = A[i] * B[i];
}
```

- Example: image processing, scientific computing
- Using vector instructions (MMX, SSE, AVX, ...)
- Instructions specific to a processor type
- Process the same operation on multiple data at once

```
for(i=0; i<size; i+= 8)
    *pC = mm mul ps(*pA, *pB);
    pA++; \overline{pB}++; p\overline{C}++
}
```

Parallel Processing

## Hyperthreading / SMT

- Problem with superscalar / vector processors:
- The application must have enough parallelism to exploit
- Other applications may be waiting for the CPU
- Simultaneous Multi-Threading (SMT, or Hyperthreading)
- Modify a superscalar processor to run multiple threads
- Duplicate some circuits
- Share certain circuits (eg FPU) between processing units



## Multi-core processors

- Limited scalability of SMT
- dispatcher is shared
- FPU is shared
$\rightarrow$ Duplicate all the circuits



## Symmetric Multi-Processing (SMP)

- Multiple processors sockets on a motherboard
- The processors share the system bus
- Processors share memory
- Scalability problem: contention when accessing the bus



## NUMA architectures

- NUMA nodes connected by a fast network
- Memory consistency between processors
- Privileged access to the local
- Access possible (with an additional cost) to memory banks located on other nodes $\rightarrow$ Non-Uniform Memory Architecture


Memory hierarchy

## Memory wall

- Until 2005: increase in CPU performance: 55 \% / year
- Since 2005: increase in the number of cores per processor
- Increased memory performance: $10 \%$ / year
- The memory accesses which are now expensive: Memory Wall
- Mechanisms are needed to improve memory performance



## Cache memory

- Memory access (RAM) are very expensive (approx. 60 ns - approx. 180 cycles)
- To speed up memory access, let's use a fast cache memory:
- L1 cache: very small capacity (typically: 64 KiB ), very fast (approx. 4 cycles)
- L2 cache: small capacity (typical: 256 KiB ), fast (approx. 10 cycles)
- L3 cache: large capacity (typically: between 4 MiB and 30 MiB ), slow (approx. 40 cycles)
- Very expensive hard disk access (SWAP): approx. 40 ms ( $150 \mu$ s on an SSD disk) Machine (7910MB)



## Memory Management Unit (MMU)

- Translates virtual memory addresses into physical addresses
- Look in the TLB (Translation Lookaside Buffer), then in the page table
- Once the physical address is found, request the
 data from the cache / memory


## Fully-associative caches

- Cache = array with N entries
- For each reference, search for Tag in the array
- If found (cache hit) and Valid = 1: access to the cache line Data
- Otherwise (cache miss): RAM access
- Problem: need to browse the whole table
$\rightarrow$ Mainly used for small caches (ex: TLB)



## Direct-mapped caches

- Using the least significant bits of the address to find the index of the entry in the cache
- Comparison of the Tag (most significant bits) of the address and the entry.
$\rightarrow$ Direct access to the cache line
- Warning: risk of collision
- example: $0 \times 12345678$ and $0 x b f f 72678$



## Set-associative caches

- Index to access a set of $K$ cache lines
- Search for the Tag among the addresses of the set $\rightarrow$ K-way associative cache (in French: Cache associatif K-voies)



## Cache consistency

- What if 2 threads access the same cache line?
- Concurrent read: replication in local caches
- Concurrent write: need to invalidate data in other caches
- Cache snooping: the cache sends a message that invalidates the others caches


## Bibliography

Bryant, R. E., and D. R. O'Hallaron. 2003. Computer Systems: A Programmer's Perspective. Prentice Hall. Patterson, David A. 2011. Computer Architecture: A Quantitative Approach. Elsevier.
Patterson, David A, and John L Hennessy. 2013. Computer Organization and Design: The Hardware/Software Interface. Newnes.

