# Architecture

# François Trahay

# Contents

Introduction	<b>2</b>
Moore's Law	. 2
Evolution of processors performance	. 3
Sequential processor	3
Instruction pipeline	4
Micro architecture of a pipeline	. 4
Superscalar processors	. 4
Superscalar processors throughput	
Dependence between instructions	
Branching	
Branch prediction	. 6
Vector instructions	. 7
Parallel Processing	9
Hyperthreading / SMT	. 9
Multi-core processors	
Symmetric Multi-Processing (SMP)	
NUMA architectures	
Memory hierarchy	12
Memory wall	. 12
Cache memory	
Memory Management Unit (MMU)	
Fully-associative caches	
Direct-mapped caches	
Set-associative caches	
Cache consistency	
Bibliography	17

## Introduction


- Why this lecture?
  - To understand what is happening in the "hardware" part of the execution stack
  - To write programs that are efficient on modern machines

In fact, the compiler generally manages to generate a binary which exploits all the capacities of the processor. But the compiler sometimes fails and generates non-optimized code. We must therefore be able to detect the problem, and be able to write code that the compiler can optimize.

### Moore's Law

- 1965 2005
  - Moore's Law (1965): the number of transistors in microprocessors doubles every two years
  - The fineness of the processor engraving decreases
  - The clock frequency increases
  - $\implies$  Increased processor performance
- Since 2005
  - The fineness of engraving continues to decrease (but less quickly)
  - The clock frequency no longer increases due to heat dissipation
  - Heat dissipation depends on the frequency, and the number of transistors
  - Multiple computing units per processor


### Evolution of processors performance



Source: https://github.com/karlrupp/microprocessor-trend-data

## Sequential processor

- An instruction requires N steps
  - Fetch: load instruction from memory
  - *Decode*: identify the instruction
  - *Execute*: execution of the instruction
  - Writeback: storage of the result
- Each step is processed by a processor circuit
- Most circuits are not used at every stage  $\rightarrow$  One instruction is executed every N cycles



The number of steps required to execute an instruction depends on the processor type (Pentium 4: 31 steps, Intel Haswell: 14-19 steps, ARM9: 5 steps, etc.)

# Instruction pipeline

At each stage, several circuits are used

 $\rightarrow$  One instruction is executed at each cycle




Figure 1: Execution of instructions on a processor with *pipeline* 

### Micro architecture of a pipeline

- Each stage of the pipeline is implemented by a set of logic gates
- *Execute* step: one subcircuit per type of operation (functional unit)




Figure 2: Micro-architecture of a *pipeline* 

### Superscalar processors

- Use of different functional units simultaneously
- $\implies$  several instructions executed simultaneously!
  - Require to load and decode several instructions simultaneously





Figure 3: Micro-architecture of a superscalar processor

#### Superscalar processors throughput



#### Dependence between instructions

Limitations of the superscalar:

- There should be no dependency between statements executed simultaneously.
- Example of non-parallelizable instructions

a = b \* c;

d = a + 1;

- Degree of parallelism of the instructions: *Instruction Level Parallelism* (ILP)
- Instructions executed in parallel must use different functional units


### Branching

• How to fill the pipeline when the instructions contain conditional jumps?

```
cmp a, 7 ; a > 7 ?
ble L1
mov c, b ; b = c
br L2
L1: mov d, b ; b = d
L2: ...
```

• In case of a bad choice: the pipeline must be "emptied"

 $\implies$  waste of time



The cost of a wrong choice when loading a branch depends on pipeline depth: the longer the pipeline, the longer it takes to empty it (and therefore wait before executing an instruction). For this reason (among others), the depth of the pipeline in a processor is limited.

### **Branch** prediction

- The processor implements a prediction algorithm
- General idea:
  - For each conditional jump, store the previous results

Ox12 loop:

... 0x50 inc eax 0x54 cmpl eax, 10000 0x5A jl loop 0x5C end\_loop: ...

addr	branch history
0x23	0011
0x42	1000
0x5A	1111
0x7E	0000

The branch prediction algorithms implemented in modern processors are very advanced and reach a efficiency greater than 98 % (on the SPEC89 benchmark suite).

To know the number of good / bad predictions, we can analyze the hardware counters of the processor. With the PAPI library <a href="http://icl.cs.utk.edu/projects/papi/>">http://icl.cs.utk.edu/projects/papi/></a>, the PAPI\_BR\_PRC and PAPI\_BR\_MSP counters give the number of conditional jumps correctly and incorrectly predicted.

Linux perf also allows collects this information (among others). For example:

```
$ perf stat -e branches,branch-misses ./branch_prediction 0
is random is not set
100000000 iterations in 1178.597000 ms
result=199999996
Performance counter stats for './branch_prediction 0':
2447232697 branches
6826229 branch-misses # 0,28% of all branches
1,179914189 seconds time elapsed
1,179784000 seconds user
0,000000000 seconds sys
```

### Vector instructions

- Many applications run in  ${\it Data \ Parallelism \ mode}$
- Single Instruction, Multiple Data (SIMD): the same operation applied to a set of data

for(i=0; i<size; i++) {
 C[i] = A[i] \* B[i];
}</pre>

- Example: image processing, *scientific computing*
- Using vector instructions (MMX, SSE, AVX, ...)
- Instructions specific to a processor type
- Process the same operation on multiple data at once

```
for(i=0; i<size; i+= 8) {
    *pC = _mm_mul_ps(*pA, *pB);
    pA++; pB++; pC++;
}</pre>
```

Vector instructions were democratized at the end of the years 1990 with the MMX (Intel) and 3DNow! (AMD) instruction sets that allow to work on 64 bits (for example to process 2 32-bit operations at once). Since then, each generation of x86 processors brings new extension to the instruction set: SSE2, SSSE3 (128 bit), SSE4, AVX, AVX2 (256 bit), AVX512 (512 bit). The other types of processors also provide vector instructions sets (eg NEON [128 bits], Scalable Vector Extension [SVE] on ARM), or the Vector Extension of RISC-V.

Vector instruction sets are specific to certain processors. The /proc/cpuinfo file contains (among others) the instructions sets that are available on the processor of a machine. For example, on an Intel Core i7:

```
$ cat /proc/cpuinfo
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model
           : 69
model name : Intel(R) Core(TM) i7-4600U CPU @ 2.10GHz
stepping
           : 1
microcode
           : 0x1d
cpu MHz
           : 1484.683
cache size : 4096 KB
physical id : 0
siblings
           : 4
core id
            : 0
cpu cores
           : 2
apicid
          : 0
initial apicid : 0
fpu
        : yes
fpu_exception
               : yes
cpuid level : 13
        : yes
wp
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
pdpe1gb rdtscp lm constant tsc arch perfmon pebs bts rep good nopl
xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64
```

```
monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid
sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx
f16c rdrand lahf_lm abm ida arat epb pln pts dtherm tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms
invpcid xsaveopt
bugs :
bogomips : 5387.82
clflush size : 64
cache_alignment : 64
address sizes : 39 bits physical, 48 bits virtual
power management:
[...]
```


The flags field contains the list of all the *capabilities* of the processor, especially the available instructions sets: mmx, sse, sse2, ssse3, sse4\_1, sse4\_2, avx2.

Vector instruction can be used directly in assembler or by exploiting the *intrinsics* provided by compilers. However, because of the number of available instruction sets and since each new processor generation provides new instructions sets, it is recommended to leave the compiler optimize the code, for example using the -03 option.

# **Parallel Processing**

### Hyperthreading / SMT

- Problem with superscalar / vector processors:
  - The application must have enough parallelism to exploit
  - Other applications may be waiting for the CPU
- Simultaneous Multi-Threading (SMT, or Hyperthreading)
  - Modify a superscalar processor to run multiple threads
  - Duplicate some circuits
  - Share certain circuits (eg FPU) between processing units




SMT is an inexpensive way to increase the performance of a processor: by duplicating the "small" circuits (ALU, registers, etc.) and by pooling the "big" circuits (FPU, prediction of branches, caches), we can execute several threads simultaneously. The additional cost in terms of manufacturing is light and the gain in performance can be significant.

Since the *dispatcher* schedules the instructions of several threads, a branch miss-prediction becomes less serious since while the pipeline of the thread is emptied, another thread can be scheduled.

The performance gain when multiple threads are running is not systematic since some circuits remain shared (by example, the FPU).

### Multi-core processors


- Limited scalability of SMT
- *dispatcher* is shared
- FPU is shared
- $\rightarrow$  Duplicate all the circuits



It is of course possible to combine multi-core with SMT. Most semiconductor foundries produce multi-core SMT processors: Intel Core i7 (4 cores x 2 threads), SPARC T3 Niagara-3 (16 cores x 8 threads), IBM POWER 7 (8 cores x 4 threads).


### Symmetric Multi-Processing (SMP)

- Multiple processors sockets on a motherboard
- The processors share the system bus
- Processors share memory
- Scalability problem: contention when accessing the bus



### NUMA architectures

- NUMA nodes connected by a fast network
- Memory consistency between processors
- Privileged access to the local *memory bank*
- Access possible (with an additional cost) to *memory banks* located on other nodes
- $\rightarrow$  Non-Uniform Memory Architecture




The first NUMA machines (in the 1990s) were simply sets of machines linked by a proprietary network responsible for managing memory transfers. Since 2003, some motherboards allow to plug several Opteron processors (AMD) connected with a HyperTransport link. Intel subsequently developed a similar technology (*Quick Path Interconnect*, QPI) to connect its Nehalem processors (released in 2007).

## Memory hierarchy

### Memory wall

- Until 2005: increase in CPU performance: 55 % / year
- Since 2005: increase in the number of cores per processor
- Increased memory performance: 10 % / year
- The memory accesses which are now expensive: Memory Wall
- Mechanisms are needed to improve memory performance



Until the 1990s, performance was limited by the performance of the processor. From the software point of view, developers had to minimize the number of instructions to be executed in order to achieve the best performance.

As the performance of processors increases, the bottleneck is now the memory. On the software side, we therefore seek to minimize the number of costly memory accesses. This pressure on memory is exacerbated by the development of multicore processors.

For example, an Intel Core i7 processor can generate up to 2 memory access per clock cycle. A 18-core processor with hyper-threading (ie 36 threads) running at 3.1 Ghz<sup>-1</sup> can therefore generate  $2 \times 36 \times 3.1 \times 10^9 = 223.2$  billion memory references per second. If we consider access to 64-bit data, this represents 1662 GiB/s (1.623 TiB/s). In addition to these data accesses, the memory access to the instructions (up to 128 bits per instruction) also have to be taken into account. We thus arrive to a 3325 GiB/s (therefore 3.248 TiB/s !) maximum flow.

For comparison, in 2023 a DDR5 RAM DIMM has a maximum throughput of around 70 GiB/s. It is therefore necessary to set up mechanisms to prevent the processor from spending all its time waiting for memory.

<sup>&</sup>lt;sup>1</sup>Example: an Intel Xeon Gold 6254 released in 2019

### Cache memory

- Memory access (RAM) are very expensive (approx. 60 ns approx. 180 cycles)
- To speed up memory access, let's use a fast cache memory:
  - L1 cache: very small capacity (typically: 64 KiB), very fast (approx. 4 cycles)
  - L2 cache: small capacity (typical: 256 KiB), fast (approx. 10 cycles)
  - L3 cache: large capacity (typically: between 4 MiB and 30 MiB), slow (approx. 40 cycles)
- Very expensive hard disk access (SWAP): approx. 40 ms (150  $\mu s$  on an SSD disk)

Machine (7910MB)

Socket P#0			
L3 (4096KB)			
L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)
L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)
L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)
Core P#0 PU P#0	Core P#1 PU P#1	Core P#2 PU P#2	Core P#3 PU P#3

To visualize the memory hierarchy of a machine, you can use the lstopo tool provided by the hwloc project.





Figure 4: Source: https://gist.github.com/jboner/2841832

### Memory Management Unit (MMU)

• Translates virtual memory addresses into physical addresses

- Look in the TLB (*Translation Lookaside Buffer*), then in the page table
- Once the physical address is found, request the data from the cache / memory



### Fully-associative caches

- Cache = array with N entries
- For each reference, search for *Tag* in the array
  - If found (cache hit) and Valid = 1: access to the cache line Data
  - Otherwise (*cache miss*): RAM access
- Problem: need to browse the whole table

 $\rightarrow$  Mainly used for small caches (ex: TLB)

#### Address



The size of a cache line depends on the processor (usually between 32 and 128 bytes). You can find this information in /proc/cpuinfo:


\$ cat /proc/cpuinfo |grep cache\_alignment cache\_alignment : 64

### Direct-mapped caches

- Using the least significant bits of the address to find the index of the entry in the cache
- Comparison of the Tag (most significant bits) of the address and the entry.

 $\rightarrow$  Direct access to the cache line


- Warning: risk of collision
- example: 0x12345678 and 0xbff72678



Set-associative caches

- Index to access a set of K cache lines
- Search for the  $\mathit{Tag}$  among the addresses of the set

 $\rightarrow$  K-way associative cache (in French: Cache associatif K-voies)



Nowadays, caches (L1, L2 and L3) are generally associative to 4 (ARM Cortex A9 for example), 8 (Intel Sandy Bridge), or even 16 (AMD Opteron Magny-Cours) ways.

### Cache consistency

- What if 2 threads access the same cache line?
- Concurrent read: replication in local caches
- Concurrent write: need to invalidate data in other caches
- *Cache snooping*: the cache sends a message that invalidates the others caches

To detail this course a little more, we recommend this page web: Modern microprocessors – A 90 minutes guide! http://www.lighterra.com/papers/mod ernmicroprocessors/.

For (many) more details, read the books [bryant] and [patterson2013computer] which describe in detail the architecture of computers. If you are looking for specific details, read [patterson2011computer].

# Bibliography

[bryant] Bryant, Randal E., and David Richard O'Hallaron. "Computer systems: a programmer's perspective". Prentice Hall, 2011.

[patterson2013computer] Patterson, David A and Hennessy, John L. "Computer organization and design: the hardware/software interface". Newnes, 2013.

[patterson2011computer]Patterson, David A. "Computer architecture: a quantitative approach". Elsevier, 2011.